



2/4

Title: DSL TRANSMISSION SYSTEM WITH MEANS FOR  
ENSURING LOCAL ECHO ORTHOGONALITY  
Inventor: Isso et al.  
Serial No.: 09/517,417  
Docket No.: S1022.80316US00  
Sheet 2 of 4  
**REPLACEMENT SHEET**




Fig 4




Fig 5

Prior Art

Block diagram of a digital signal processing system 18. The system includes an EN TS block 80, a subtraction node 82, a block  $h^*(.)$  84, a block CALC 88, an addition node 86, and an FFT block. The input IN is split into two paths: one through block 80 and another through block 86. Block 80 has inputs OUT ( $S_{n+1}$ ) and RST, and output  $X_n$ . The output  $X_n$  is subtracted from the input path through node 82. The output of node 82 goes through block 84, which also receives input from block 88. The output of block 84 is added to the input path through node 86. The output of node 86 is  $IN'$ , which goes into the FFT block.



4/4

Title: DSL TRANSMISSION SYSTEM WITH MEANS FOR  
ENSURING LOCAL ECHO ORTHOGONALITY

Inventor: Isso et al.

Serial No.: 09/517,417

Docket No.: S1022.80316US00

Sheet 4 of 4

REPLACEMENT SHEET




Fig 8